
Product Specification

Product Transparent Panel Kit

Model No. LCD-390-TRN

1. GENERAL DESCRIPTION

1.1 FEATURES

| CHARACTERISTICS ITEMS | SPECIFICATIONS |
|-----------------------------------|--|
| Screen Diagonal [in] | 38.5 |
| Pixels [lines] | 1920 × 1080 |
| Active Area [mm] | 853.92(H) × 480.33(V) |
| Sub-Pixel Pitch [mm] | 0.17675(H) × 0.53025(V) |
| Pixel Arrangement | RGB vertical stripe |
| Weight [g] | TYP. 1280g |
| Physical Size [mm] | 880.2(W) × 535.03(H) × 1.8(D) Typ. |
| Display Mode | Transmissive mode / Normally black |
| Contrast Ratio | 3000:1 Typ. (Typical value measure at CMI's module) |
| Glass thickness (Array / CF) [mm] | 0.5 / 0.5 |
| Viewing Angle (CR>20) | +88/-88(H), +88/-88(V) Typ. (CR ≥ 20) (Typical value measure at CMI's module) |
| Color Chromaticity | * Please refer to "color chromaticity" on p.25 |
| Cell Transparency [%] | 5.8% |
| Polarizer Surface Treatment | Anti-Glare coating (Haze 3.5%) Hard Coating (3H) |

2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

| Item | Symbol | Value | | Unit | Note |
|-------------------------------|-----------------|-------|------|------|----------|
| | | Min. | Max. | | |
| Storage Temperature | T _{ST} | -20 | +60 | °C | (1) |
| Operating Ambient Temperature | T _{OP} | 0 | 50 | °C | (1), (2) |

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta ≤ 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.



2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 ELECTRICAL ABSOLUTE RATINGS (OPEN CELL)

| Item | Symbol | Value | | Unit | Note |
|----------------------|--------|-------|------|------|------|
| | | Min. | Max. | | |
| Power Supply Voltage | VCC | -0.3 | 13.5 | V | (1) |
| Logic Input Voltage | VIN | -0.3 | 3.6 | V | |

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

(Ta = 25 ± 2 °C)


| Parameter | | Symbol | Value | | | Unit | Note |
|----------------------|---|-------------------|-------|------|------|------|------|
| | | | Min. | Typ. | Max. | | |
| Power Supply Voltage | | V _{CC} | 10.8 | 12 | 13.2 | V | (1) |
| Rush Current | | I _{RUSH} | — | — | 3.11 | A | (2) |
| Power Consumption | White Pattern | — | — | 4.32 | 5.68 | W | (3) |
| | Horizontal Stripe | — | — | 7.32 | 9.77 | W | |
| | Black Pattern | — | — | 4.32 | 5.54 | W | |
| Power Supply Current | White Pattern | — | — | 0.36 | 0.43 | A | |
| | Horizontal Stripe | — | — | 0.61 | 0.73 | A | |
| | Black Pattern | — | — | 0.36 | 0.42 | A | |
| LVDS interface | Differential Input High Threshold Voltage | V _{LVTH} | +100 | — | 300 | mV | (4) |
| | Differential Input Low Threshold Voltage | V _{LVTL} | -300 | — | -100 | mV | |
| | Common Input Voltage | V _{CM} | 1.0 | 1.2 | 1.4 | V | |
| | Differential input voltage (single-end) | V _{ID} | 200 | — | 600 | mV | |
| | Terminating Resistor | R _T | — | 100 | — | ohm | |
| CMIS interface | Input High Threshold Voltage | V _{IH} | 2.7 | — | 3.3 | V | |
| | Input Low Threshold Voltage | V _{IL} | 0 | — | | | |

Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:



Vcc rising time is 470us




Note (3) The specified power supply current is under the conditions at $V_{cc} = 12\text{ V}$, $T_a = 25 \pm 2\text{ }^\circ\text{C}$, $f_v = 60\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. White Pattern





Active Area

b. Black Pattern




Active Area

c. Horizontal Pattern




Note (4) The LVDS input characteristics are as follows:



4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE




5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE INPUT

CNF1 Connector Pin Assignment: (FI-RE51S-HF(JAE) or equivalent)

| Pin | Name | Description | Note |
|-----|---------|---|--------|
| 1 | GND | Ground | |
| 2 | N.C. | No Connection | |
| 3 | N.C. | No Connection | |
| 4 | N.C. | No Connection | (2) |
| 5 | N.C. | No Connection | |
| 6 | N.C. | No Connection | |
| 7 | SELLVDS | LVDS data format Selection | (3)(4) |
| 8 | N.C. | No Connection | (2) |
| 9 | N.C. | No Connection | (2) |
| 10 | N.C. | No Connection | (2) |
| 11 | GND | Ground | |
| 12 | ERX0- | Even pixel Negative LVDS differential data input. Channel 0 | |
| 13 | ERX0+ | Even pixel Positive LVDS differential data input. Channel 0 | |
| 14 | ERX1- | Even pixel Negative LVDS differential data input. Channel 1 | |
| 15 | ERX1+ | Even pixel Positive LVDS differential data input. Channel 1 | (5) |
| 16 | ERX2- | Even pixel Negative LVDS differential data input. Channel 2 | |
| 17 | ERX2+ | Even pixel Positive LVDS differential data input. Channel 2 | |
| 18 | GND | Ground | |
| 19 | ECLK- | Even pixel Negative LVDS differential clock input. | |
| 20 | ECLK+ | Even pixel Positive LVDS differential clock input. | (5) |
| 21 | GND | Ground | |
| 22 | ERX3- | Even pixel Negative LVDS differential data input. Channel 3 | |
| 23 | ERX3+ | Even pixel Positive LVDS differential data input. Channel 3 | (5) |
| 24 | N.C. | No Connection | |
| 25 | N.C. | No Connection | (2) |
| 26 | GND | Ground | |
| 27 | GND | Ground | |
| 28 | ORX0- | Odd pixel Negative LVDS differential data input. Channel 0 | |
| 29 | ORX0+ | Odd pixel Positive LVDS differential data input. Channel 0 | |
| 30 | ORX1- | Odd pixel Negative LVDS differential data input. Channel 1 | |
| 31 | ORX1+ | Odd pixel Positive LVDS differential data input. Channel 1 | (5) |
| 32 | ORX2- | Odd pixel Negative LVDS differential data input. Channel 2 | |
| 33 | ORX2+ | Odd pixel Positive LVDS differential data input. Channel 2 | |
| 34 | GND | Ground | |
| 35 | OCLK- | Odd pixel Negative LVDS differential clock input | |
| 36 | OCLK+ | Odd pixel Positive LVDS differential clock input | (5) |
| 37 | GND | Ground | |
| 38 | ORX3- | Odd pixel Negative LVDS differential data input. Channel 3 | |
| 39 | ORX3+ | Odd pixel Positive LVDS differential data input. Channel 3 | (5) |
| 40 | N.C. | No Connection | |
| 41 | N.C. | No Connection | (2) |
| 42 | GND | Ground | |
| 43 | GND | Ground | |
| 44 | GND | Ground | |
| 45 | GND | Ground | |
| 46 | GND | Ground | |
| 47 | N.C. | No Connection | (2) |
| 48 | VCC | Power input (+12V) | |
| 49 | VCC | Power input (+12V) | |
| 50 | VCC | Power input (+12V) | |
| 51 | VCC | Power input (+12V) | |

Note (1) LVDS connector pin order defined as follows




Note (2) Reserved for internal use. Please leave it open.

Note (3)

| SELLVDS | Mode |
|------------|-------|
| L | JEIDA |
| H(default) | VESA |

L: Connect to GND, H: Connect to Open or +3.3V


Note (4) LVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. ($R1 < 1K \text{ Ohm}$)



System side
 $R1 < 1K$


Note (5) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

Note (6) LVDS connector mating dimension range request is 0.93mm~1.0mm as follow:



www.crystal-display.com

5.2 BLOCK DIAGRAM OF INTERFACE



| | | | |
|---------|-------------------|---------|--------------------|
| ER0~ER7 | Even pixel R data | OR0~OR7 | Odd pixel R data |
| EG0~EG7 | Even pixel G data | OG0~OG7 | Odd pixel G data |
| EB0~EB7 | Even pixel B data | OB0~OB7 | Odd pixel B data |
| | | DE | Data enable signal |
| | | DCLK | Data clock signal |

Note (1) The system must have the transmitter to drive the module.


Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.


www.crystal-display.com

5.3 LVDS INTERFACE

VESA Format : SELLVDS = H or Open



JEIDA Format : SELLVDS = L



R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal

DCLK : Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".

www.crystal-display.com

5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.


| Color | | Data Signal | | | | | | | | | | | | | | | | | | | | | | | |
|---------------------|------------------|-------------|----|----|----|----|----|----|----|-------|----|----|----|----|----|----|----|------|----|----|----|----|----|----|----|
| | | Red | | | | | | | | Green | | | | | | | | Blue | | | | | | | |
| | | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | G7 | G6 | G5 | G4 | G3 | G2 | G1 | G0 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| Basic Colors | Black | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | Red | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | Green | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | Blue | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| | Cyan | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| | Magenta | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| | Yellow | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | White | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| Gray Scale Of Red | Red (0) / Dark | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Red (1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Red (2) | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | | | |
| | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | | | |
| | Red (253) | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Red (254) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Red (255) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| Gray Scale Of Green | Green (0) / Dark | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Green (1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Green (2) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | | | |
| | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | | | |
| | Green (253) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Green (254) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Green (255) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| Gray Scale Of Blue | Blue (0) / Dark | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Blue (1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | |
| | Blue (2) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | |
| | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | | | |
| | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | ⋮ | | | |
| | Blue (253) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | | |
| | Blue (254) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | | |
| | Blue (255) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |

Note (1) 0: Low Level Voltage, 1: High Level Voltage

5.5 FLICKER (VCOM) ADJUSTMENT


(1) Adjustment Pattern:

Flick pattern was shown as below. If customer need below pattern, please directly contact with Account FAE.



(2) Adjustment method: (VR)

Flicker should be adjusted by turning the volume for flicker adjustment by the ceramic driver. It is adjusted to the point with least flickering of the center screen. After making it surely overrun at once, it should be adjusted to the optimum point.



6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

(Ta = 25 ± 2 °C)

The input signal timing specifications are shown as the following table and timing diagram.

| Signal | Item | Symbol | Min. | Typ. | Max. | Unit | Note |
|--------------------------------|--------------------------------------|---------------------------|--------------------|-------|--------------------|------|---------------------|
| LVDS Receiver Clock | Frequency | $F_{clk_{in}}$ (=1/TC) | 60 | 74.25 | 80 | MHz | |
| | Input cycle to cycle jitter | T_{rcj} | — | — | 200 | ps | (3) |
| | Spread spectrum modulation range | $F_{clk_{in_mod}}$ | $F_{clk_{in}}-2\%$ | — | $F_{clk_{in}}+2\%$ | MHz | (4) |
| | Spread spectrum modulation frequency | F_{SSM} | — | — | 200 | KHz | |
| LVDS Receiver Data | Receiver Skew Margin | T_{RSKM} | -400 | — | 400 | ps | (5) |
| Vertical Active Display Term | Frame Rate | F_{r5} | 47 | 50 | 53 | Hz | (6) |
| | | F_{r6} | 57 | 60 | 63 | Hz | |
| | Total | T_v | 1115 | 1125 | 1135 | Th | $T_v=T_{vd}+T_{vb}$ |
| | Display | T_{vd} | 1080 | 1080 | 1080 | Th | |
| | Blank | T_{vb} | 35 | 45 | 55 | Th | |
| Horizontal Active Display Term | Total | T_h | 1050 | 1100 | 1150 | Tc | $T_h=T_{hd}+T_{hb}$ |
| | Display | T_{hd} | 960 | 960 | 960 | Tc | |
| | Blank | T_{hb} | 90 | 140 | 190 | Tc | |


Note (1) Please make sure the range of frame rate has follow the below equation :

$$F_{clk_{in}(max)} \geq F_{r6} \times T_v \times T_h$$


$$F_{r5} \times T_v \times T_h \geq F_{clk_{in}(min)}$$

Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below :


INPUT SIGNAL TIMING DIAGRAM



Note (3) The input clock cycle-to-cycle jitter is defined as below figures. $Trcl = |T_1 - T_2|$




Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.


LVDS RECEIVER INTERFACE TIMING DIAGRAM



6.2 POWER ON/OFF SEQUENCE

($T_a = 25 \pm 2 \text{ }^\circ\text{C}$)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

Note (1) The supply voltage of the external system for the module input should follow the definition of V_{cc} .

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.


Note (3) In case of V_{CC} is in off level, please keep the level of input signals on the low or high impedance.

If $T_2 < 0$, that maybe cause electrical overstress failure.

Note (4) T_4 should be measured after the module has been fully discharged between power off and on period.


Note (5) Interface signal shall not be kept at high impedance when the power is on.

7. PANEL Mechanical Drawing



8. A/D BOARD


8.1 A/D BOARD SPECIFICATIONS



8.2 RESOLUTION SUPPORT

| VGA | Resolution | HDMI | Resolution |
|-----|------------|------|------------|
| | 640x480 | | 720-50Hz |
| | 800x600 | | 720-60Hz |
| | 1024x768 | | 720-24Hz |
| | 1280x1024 | | 720-25Hz |
| | 1440x900 | | 720-30Hz |
| | 1600x1200 | | 1080i 50 |
| | 1600x1050 | | 1080i 60 |
| | 1920x1080 | | 1080p 24 |
| | 1920x1200 | | 1080p 25 |
| | 1280x800 | | 1080p 30 |
| | 1280x960 | | 1080p 50 |
| | 1280x720 | | 480i |
| | | | 1080p 60 |
| | | | 480p |
| | | | 576i |
| | | | 576p |

8.3 A/D BOARD Mechanical Drawing



5. LVDS Cable

LVDS Cable connects the Panel AND A/D Board



LVDS Cable length :55cm